Abstract
Abstract
In the past decades, Moore’s law drives the semiconductor industry to continuously shrink the critical size of transistors down to 7 nm. As transistors further downscaling to smaller sizes, the law reaches its limitation, and the increase of transistors density on the chip decelerates. Up to now, extreme ultraviolet lithography has been used in some key steps, and it is facing alignment precision and high costs for high-volume manufacturing. Meanwhile, the introduction of new materials and 3D complex structures brings serious challenges for top-down methods. Thus, bottom-up schemes are believed to be necessary methods combined with the top-down processes. In this article, atomic level deposition methods are reviewed and categorized to extend Moore’s law and beyond. Firstly, the deposition brings lateral angstrom resolution to the vertical direction as well as top-down etching, such as double patterning, transfer of nanowires, deposition of nanotubes, and so on. Secondly, various template-assisted selective deposition methods including dielectric templates, inhibitors and correction steps have been utilized for the alignment of 3D complex structures. Higher resolution can be achieved by inherently selective deposition, and the underlying selective mechanism is discussed. Finally, the requirements for higher precision and efficiency manufacturing are also discussed, including the equipment, integration processes, scale-up issues, etc. The article reviews low dimensional manufacturing and integration of 3D complex structures for the extension of Moore’s law in semiconductor fields, and emerging fields including but not limited to energy, catalysis, sensor and biomedicals.
Funder
State Key Lab of Digital Manufacturing Equipment and Technology
National Natural Science Foundation of China
Subject
Industrial and Manufacturing Engineering
Reference214 articles.
1. The era of hyper-scaling in electronics;Salahuddin;Nat. Electron.,2018
2. Cramming more components onto integrated circuits;Moore;Electronics,1965
3. Strain: a solution for higher carrier mobility in nanoscale MOSFETs;Chu;Annu. Rev. Mater. Res.,2009
4. Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys;Fischetti;J. Appl. Phys.,1996
5. 45 nm high-k + metal gate strain-enhanced transistors;Auth,2008
Cited by
57 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献