Analog performance of double gate SOI transistors-Reference-Cited by-同舟云学术

Analog performance of double gate SOI transistors

Published:2006-01 Issue:1 Volume:93 Page:1-18
ISSN:0020-7217
Container-title:International Journal of Electronics
language:en
Short-container-title:International Journal of Electronics

Author:

Alam M. S.,Lim T. C.,Armstrong G. A.

Publisher

Informa UK Limited

Subject

Electrical and Electronic Engineering

Link

http://www.tandfonline.com/doi/pdf/10.1080/00207210500296625

Reference28 articles.

1. Alam, MS. 2002. “RF Modelling of deep sub-micron CMOS and heterojunction bipolar transistor for wireless communication systems”. UK: Queen's University of Belfast. PhD thesis

2. Extrinsic parameter extraction and RF modelling of CMOS

3. Modeling and Optimization of Fringe Capacitance of Nanoscale DGMOS Devices

4. Requirements for ultra-thin-film devices and new materials for the CMOS roadmap

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Analysis of 14nm technology node In0.53Ga0.47As nFinFET integrated with In0.52Al0.48As cap layer for high-speed circuits;International Journal of Electronics;2019-04-13

2. Impact of device engineering on analog/RF performances of tunnel field effect transistors;Semiconductor Science and Technology;2017-05-04

3. Analytical modelling of threshold voltage for underlap Fully Depleted Silicon-On-Insulator MOSFET;International Journal of Electronics;2016-06-27

4. Design and simulation of high-performance lateral bipolar junction transistor on partial buried oxide;International Journal of Electronics;2016-06-25

5. Analogue/RF performance attributes of underlap tunnel field effect transistor for low power applications;Electronics Letters;2016-04