Author:
Kaleem Muhammad,Isnin Ismail Fauzi Bin
Reference37 articles.
1. Kadri, N., Koudil, M.: A survey on fault-tolerant application mapping techniques for network-on-chip. J. Syst. Archit. 92, 39–52 (2019)
2. Wang, J., Ebrahimi, M., Huang, L., et al.: Efficient design-for-test approach for networks-on-chip. IEEE Trans. Comput. 68, 198–213 (2019)
3. Meng, H., Yang, L., Liu, Z., Wang, D.: A high-throughput network on-chip in full-mesh architecture. IEICE Electron Express 15, 20180635 (2018)
4. Muhammad, S.T., Saad, M., El-Moursy, A.A., et al.: CFPA: Congestion aware, fault tolerant and process variation aware adaptive routing algorithm for asynchronous Networks-on-Chip. J. Parallel Distrib. Comput. (2019)
5. Rezaei-Ravari, M., Sattari-Naeini, V.: Dynamic clustering-based routing scheme for 2D-mesh networks-on-chip. Microelectronics J. 81, 123–136 (2018a)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献