1. [1] K. Goossens, et al.: “AEthereal network on chip: Concepts, architectures, and implementations,” IEEE Des. Test Comput. 22 (2005) 414 (DOI: 10.1109/MDT.2005.99).
2. [2] T. Nguyen, et al.: “High-performance adaption of ARM processors into network-on-chip architectures,” IEEE International SOC Conference (2014) 222 (DOI: 10.1109/SOCC.2013.6749691).
3. [3] W. J. Dally and B. Towles: “Route packets, not wires: On-chip interconnection networks,” Proc. 38th Design Automation Conference (2001) 684 (DOI: 10.1109/DAC.2001.156225).
4. [4] B. Grot, et al.: “Express cube topologies for on-chip interconnects,” 2009 IEEE 15th International Symposium on High Performance Computer Architecture (2009) 163 (DOI: 10.1109/HPCA.2009.4798251).
5. [5] G. Chrysos: “Intel® Xeon Phi coprocessor (codename Knights Corner),” 2012 IEEE Hot Chips 24 Symposium (2012) 1 (DOI: 10.1109/HOTCHIPS.2012.7476487).