1. Z.O. Gursoy, Design and realization of a 2.4 Gbps–3.2 Gbps clock and data recovery circuit using deep-submicron digital CMOS technology, in 2003 Proceedings IEEE International SOC Conference [Systems-on-Chip]
2. A. Mishra, G.K. Sharma, D. Boolchandani, Performance analysis of power optimal PLL design using five-stage CS-VCO in 180 nm, in International Conference on Signal Propagation and Computer Technology (ICSPCT) (IEEE, 2014)
3. S. Moorthi, S. Aditya, A low jitter wide tuning range phase locked loop with low power consumption in 180 nm CMOS technology, in 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia) (2014)
4. C.-T. Lu, A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL. IEEE Trans. Circuits Syst. I: Regul. Pap. 57(4) (2010)
5. A. Agrawal, R. Khatri, Design of low power, high gain PLL using CS-VCO on 180 nm technology. Int. J. Comput. Appl. (0975—8887) 122(18) (2015)