Design and realization of a 2.4 Gbps - 3.2 Gbps clock and data recovery circuit using deep-submicron digital CMOS technology
-
Published:
Issue:
Volume:
Page:
-
ISSN:
-
Container-title:IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings.
-
language:
-
Short-container-title:
Author:
Gursoy Z.O.,Leblebici Y.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献