1. Garg, K., Moudgil, A., Das, B., Abdullah, M.F.L., Pandey, B., Akbar Hussain, D.M.: GTL based internet of things enable processor specific RAM design on 65 nm FPGA. In: IEEE 57th International Symposium ELMAR-2015, 28–30 Sept 2015, Zadar, Croatia: the oldest conference in Europe
2. Verma, G., Moudgil, A., Garg, K., Pandey, B.: Thermal and power-aware internet of things enable RAM design on FPGA. In: IEEE International Conference on Computing for Sustainable Global Development (INDIACOM), Bharti Vidyapeeth, Delhi, India, Mar 2015. http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=7100506
3. Pandey, B., Singh, D., Pattanaik, M.: IO standard based low power design of RAM and implementation on FPGA. In: International Conference on Information Applied Electronics (ICIAE), Colombo, Sri Lanka, 15–16 June 2013. http://www.joace.org/uploadfile/2013/0705/20130705030847941.pdf
4. Dabbas, S., Pandey, B., Kumar, T., Das, T.: Design of power optimized memory circuit using high speed transreceiver logic IO standard on 28 nm field programmable gate array. In: IEEE International Conference on Reliability Optimization & Information Technology (ICROIT), Faridabad, India, Feb 2014
5. Tessier, R., et al.: Power-aware RAM mapping for FPGA embedded memory blocks. In: Proceedings of the 2006 ACM/SIGDA 14th International Symposium on Field programmable gate arrays. ACM (2006)