1. P. Zarkesh-Ha, Power, clock, and global signal distribution, in Interconnect Technology and Design for Gigascale Integration, ed. by J. Davis, J.D. Meindl (Springer, Boston, MA, 2003)
2. P. Wang, J. Yu, J. Electr. (China) 24, 225 (2007), https://doi.org/10.1007/s11767-005-0170-2
3. R. Ji, X. Zeng, L. Chen, J. Zhang, The implementation and evaluation of a low-power clock distribution network based on EPIC, in Network and Parallel Computing. NPC 2007, ed. by K. Li, C. Jesshope, H. Jin, J.L. Gaudiot. Lecture Notes in Computer Science, vol. 4672 (Springer, Berlin, Heidelberg, 2007)
4. P. Teichmann, J. Fischer, S. Henzler, E. Amirante, D. Schmitt-Landsiedel, Power-clock gating in adiabatic logic circuits, in Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2005 ed. by V. Paliouras, J. Vounckx, D. Verkest. Lecture Notes in Computer Science, vol. 3728 (Springer, Berlin, Heidelberg, 2005)
5. A. Strak, A. Gothenberg, H. Tenhunen, Power-supply and substrate-noise-induced timing jitter in nonoverlapping clock generation circuits. IEEE Trans. Circ. Syst. I Regul. Pap. 55(4), 1041–1054 (2008)