Author:
Teichmann Philip,Fischer Jürgen,Henzler Stephan,Amirante Ettore,Schmitt-Landsiedel Doris
Publisher
Springer Berlin Heidelberg
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Clock System Architecture for Digital Circuits;International Conference on Intelligent Computing and Smart Communication 2019;2019-12-20
2. Power-Clock Gating;Adiabatic Logic;2012
3. Low-Power Register File Based on Adiabatic Logic Circuits;Lecture Notes in Computer Science;2006