Author:
Ghosh Prolay,Saha Tanusree,Kumari Barsha
Reference14 articles.
1. http://download.intel.com/newsroom/kits/ml50/pdfs/GordonMoore_QA.pdf
2. Sivakumar, R., Jothi, D.: Recent trends in low power VLSI design. IJCEE 6, 869 (2014)
3. http://www.physics.ntua.gr/~yorgos/ilektronika/PSPICE.pdf
4. Kuroda, T.: Low power, high speed CMOS VLSI design. In: Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD’02)
5. Fadl, O.S., Abu-Elyazeed, M.F., Abdelhalim, M.B., Amer, H.H., Madian, A.H.: Accurate dynamic power estimation for CMOS combinational logic circuits with real gate delay model. J. Adv. Res. 7, 89–94 (2016)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献