Design and Performance Evaluation of Energy Efficient 8-Bit ALU At Ultra Low Supply Voltages Using FinFET With 20nm Technology
-
Published:2020-12-21
Issue:
Volume:14
Page:62-70
-
ISSN:2074-1308
-
Container-title:International Journal of Systems Applications, Engineering & Development
-
language:en
-
Short-container-title:
Author:
Vijay V.1, Shaik Sadulla2, Shekar P. Chandra3, Manoja P.1, Abhinaya R.1, Rachana M.4, Nikhil N.1
Affiliation:
1. Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad-500043, India 2. Department of Electronics and Communication Engineering, Vignan's Foundation for Science, Technology & Research, Unviersity,Vadlamudi-522213, India 3. Department of Electronics and Communication Engineering, MLR Institute of technology, Hyderabad-500043, India 4. Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad-500043, India
Abstract
ince last few years, the tiny size of MOSFET, that is less than tens of nanometers, created some operational problems such as increased gate-oxide leakage, amplified junction leakage, high sub-threshold conduction, and reduced output resistance. To overcome the above challenges, FinFET has the advantages of an increase in the operating speed, reduced power consumption, decreased static leakage current is used to realize the majority of the applications by replacing MOSFET. By considering the attractive features of the FinFET, an ALU is designed as an application. In the digital processor, the arithmetic and logical operations are executed using the Arithmetic logic unit (ALU). In this paper, power efficient 8-bit ALU is designed with Full adder (FA) and multiplexers composed of Gate diffusion input (GDI) which gained designer's choice for digital combinational circuit realization at minimum power consumption. The design is simulated using Cadence virtuoso with 20nm technology. Comparative performance analysis is carried out in contrast to the other standard circuits by taking the critical performance metrics such as delay, power, and power delay product (PDP), energy-delay product (EDP) metrics into consideration.
Publisher
North Atlantic University Union (NAUN)
Subject
Management, Monitoring, Policy and Law,Geography, Planning and Development
Reference20 articles.
1. Shiva Taghipour, and Rahebeh Niaraki Asli, “Aging comparative analysis of high-performance FinFET and CMOS flip-flops,” Microelectronics Reliability, vol. 69, iss. 2, 2013, pp. 52–59. 2. Osama Abdelkader, Mohamed Mohie El-Din, Hassan Mostafa, Hamdy Abdelhamid, Hossam A. H. Fahmy, Yehea Ismail, and Ahmed M. Soliman, “Technology Scaling Roadmap for FinFET-Based FPGA Clusters Under Process Variations,” Journal of Circuits, Systems and Computers, vol. 27, iss. 4, 2018, pp. 1850056(1–32). 3. A. Jain, and M. Saxena, “Optimization of leakage Current and leakage Power of FinFET Based 6T SRAM Cell,” International Journal of Engineering Technology, Management and Applied Sciences, vol. 2, iss. 3, 2014, pp. 156–163. 4. X. Lin, Y. Wang, and M. Pedram, “Stack Sizing Analysis and optimization for FinFET Logic cells and circuits operating in the sub or near threshold regime,” 15th International Symposium on Quality Electronic Design Santa Clara, CA, USA, March 3-5, 2014, pp. 341–348. 5. Sadulla Shaik, K. Sri Rama Krishna, and Ramesh Vaddi, “Nano-Scale Transistors with Circuit Interaction for Designing Energy- Efficient and Reliable Adder Cells at Low VDD,” IETE Technical Review, Vol. 35, No. 5, 2018, pp. 456–466.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
|
|