Author:
Fadl Omnia S.,Abu-Elyazeed Mohamed F.,Abdelhalim Mohamed B.,Amer Hassanein H.,Madian Ahmed H.
Reference18 articles.
1. A probabilistic power estimation method for combinational circuits under real gate delay model;Theodoridis;VLSI Des,2001
2. Accurate simulation of power dissipation in VLSI circuits;Kang;IEEE J Solid-State Circuits,1986
3. Salz A, Horowitz MA. IRSIM: An incremental MOS switch-level simulator. In: Proceedings of the 26th Design Automation conference, Las Vegas, NV, USA; 1989. p. 173–78.
4. Prime Power analyzer. .
5. Ghosh A, Devadas S, Keutzer K, White J. Estimation of average switching activity in combinational and sequential circuits. In: Proceedings of the Conference on Design Automation (DAC), Anaheim, USA; 1992. p. 253–59.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. An efficient algorithm for estimating gate-level power consumption in large-scale integrated circuits;Microelectronics Journal;2024-04
2. Regression Analysis Based Circuit Power Estimation Technique;2023 International Conference on Evolutionary Algorithms and Soft Computing Techniques (EASCT);2023-10-20
3. The Meritorious Effects of Machine Learning Algorithms in Assessment of Power Consumption by Arithmetic Circuits in IC Design;2023 Fifth International Conference on Electrical, Computer and Communication Technologies (ICECCT);2023-02-22
4. SoK;Proceedings of the 2022 ACM on Asia Conference on Computer and Communications Security;2022-05-30
5. Aspects of Low-Power High-Speed CMOS VLSI Design: A Review;Lecture Notes in Networks and Systems;2017-07-21