Chiplet Heterogeneous Integration
Publisher
Springer Singapore
Reference60 articles.
1. Naffziger, S., K. Lepak, M. Paraschour, and M. Subramony, “AMD Chiplet Architecture for High-Performance Server and Desktop Products”, IEEE/ISSCC Proceedings, February 2020, pp. 44–45. 2. Naffziger, S., “Chiplet Meets the Real World: Benefits and Limits of Chiplet Designs”, Symposia on VLSI Technology and Circuits, June 2020, pp. 1–39. 3. Stow, D., Y. Xie, T. Siddiqua, and G. Loh, “Cost-Effective Design of Scalable High-Performance Systems Using Active and Passive Interposers”, IEEE/ICCAD Proceedings, November 2017, pp. 1–8. 4. Ingerly, D., S. Amin, L. Aryasomayajula, A. Balankutty, D. Borst, A. Chandra, K. Cheemalapati, C. Cook, R. Criss, K. Enamul1, W. Gomes, D. Jones, K. Kolluru, A. Kandas, G.. Kim, H. Ma, D. Pantuso, C. Petersburg, M. Phen-givoni, A. Pillai, A. Sairam, P. Shekhar, P. Sinha, P. Stover, A. Telang, and Z. Zell, “Foveros: 3D Integration and the use of Face-to-Face Chip Stacking for Logic Devices”, IEEE/IEDM Proceedings, December 2019, pp. 19.6.1–19.6.4. 5. Gomes, W., S. Khushu, D. Ingerly, P. Stover, N. Chowdhury, F. O’Mahony, etc., “Lakefield and Mobility Computer: A 3D Stacked 10 nm and 2FFL Hybrid Processor System in 12×12 mm2, 1 mm Package-on-Package”, IEEE/ISSCC Proceedings, February 2020, pp. 40–41.
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
|
|