Author:
De Vos Alexis,Van Rentergem Yvan
Publisher
Springer Berlin Heidelberg
Reference27 articles.
1. Yano, K., Yamanaka, T., Nishida, T., Saito, M., Shimohigashi, K., Shimizu, A.: A 3.8-ns CMOS 16×16-b multiplier using complementary pass-transistor logic. IEEE Journal of Solid-State Circuits 25, 388–395 (1990)
2. Chandrakasan, A., Shengl, S., Brodersen, R.: Low-power CMOS digital design. IEEE Journal of Solid-State Circuits 27, 473–483 (1992)
3. Jiménez, R., Acosta, A., Juan, J., Bellido, M., Valencia, M.: Study and analysis of low-voltage/low-power CMOS logic families for low switching noise. In: Proc. 9th Patmos Workshop, Kos, October 6-8, pp. 377–386 (1999)
4. Athas, W., Svensson, L., Koller, J., Tzartzanis, N., Chou, E.: Low-power digital systems based on adiabatic-switching principles. IEEE Transactions on Very Large Scale Integration Systems 2, 398–407 (1994)
5. Alioto, M., Palumbo, G.: Modeling of power consumption of adiabatic gates versus fan in and comparison with conventional gates. In: Proc. 10 th Patmos Workshop, Göttingen, September 13-15, pp. 265–275 (2000)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs;ACM Journal on Emerging Technologies in Computing Systems;2010-12
2. References;Reversible Computing;2010-11-26