Publisher
Springer Berlin Heidelberg
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. A Novel Design of Area Efficient Full Adder Architecture Using Reversible Logic Gates;2024 7th International Conference on Devices, Circuits and Systems (ICDCS);2024-04-23
2. Design and Energy Dissipation Analysis of Full-Adder for Low Power Applications Using Reversible Logic Gates;2023 3rd International Conference on Emerging Frontiers in Electrical and Electronic Technologies (ICEFEET);2023-12-21
3. A Quantum Cost Efficient Reversible Multiplexer for Low Power Applications;2023 3rd International conference on Artificial Intelligence and Signal Processing (AISP);2023-03-18
4. Power Consumption in Reversible Logic Addressed by a Ramp Voltage;Lecture Notes in Computer Science;2005