Design and Energy Dissipation Analysis of Full-Adder for Low Power Applications Using Reversible Logic Gates-Reference-Cited by-同舟云学术

登录注册会员服务联系我们

Design and Energy Dissipation Analysis of Full-Adder for Low Power Applications Using Reversible Logic Gates

Published:2023-12-21 Issue: Volume: Page:
ISSN:
Container-title:2023 3rd International Conference on Emerging Frontiers in Electrical and Electronic Technologies (ICEFEET)
language:
Short-container-title:

Author:

K Sarangam¹,Naik B. Chandrababu²,Kumar Reddy B. Naresh²,Kumar Aruru Sai³

Affiliation:

1. NIT,Department of ECE,Warangal,India,506004

2. NIT,Department of ECE,Tiruchirappalli,India,620015

3. VNR VJIET, Bachupally,Department of ECE,Hyderabad,India,500090

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/10452149/10452167/10452225.pdf?arnumber=10452225

Reference21 articles.

1. A Parity-Preserving Reversible QCA Gate with Self-Checking Cascadable Resiliency

2. An Approximate Low-Power Lifting Scheme Using Reversible Logic

3. Conservative Logic

4. Reversible-Logic Design With Online Testability

5. Efficient adder circuits based on a conservative reversible logic gate

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Extensive Review of Recent Technologies and Trends in Low-Power VLSI Design;International Journal of Advanced Research in Science, Communication and Technology;2024-09-03

2. A Novel Design of Area Efficient Full Adder Architecture Using Reversible Logic Gates;2024 7th International Conference on Devices, Circuits and Systems (ICDCS);2024-04-23

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线，采集、加工和组织学术论文而形成的新型学术文献查询和分析系统，可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容，当前同舟云学术共收录了国内外主流学术期刊6万余种，收集的期刊论文及会议论文总量共计约1.5亿篇，并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询！咨询电话：010-8811{复制后删除}0370

www.globalauthorid.com

TOP