Author:
Jeon HeungJun,Kim Yong-Bin
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference16 articles.
1. Pelgrom, M. J. M., Duinmaijer, A. C. J., & Weblbers, A. P. G. (1995). Matching properties of MOS transistors. IEEE Journal of Solid-State Circuits, 24(10), 1433–1439.
2. He, J., Sanyi, Z., Chen, D., & Geiger, R. L. (2009). Analyses of static and dynamic random offset voltages in dynamic comparators. IEEE Transactions on Circuits and Systems I: Regular Papers, 56, 911–919.
3. Nikoozadeh, A., & Murmann, B. (2006). An analysis of latch comparator offset due to load capacitor mismatch. IEEE Transactions on Circuits and Systems Part II: Express Briefs, 53(12), 1398–1402.
4. Figueiredo, P. M., & Vital, J. C. (2006). Kickback noise reduction techniques for CMOS latched comparator. IEEE Transactions on Circuits and Systems, 53(7), 541–545.
5. Murmann, B., et al. (2006). Impact of scaling on analog performance and associated modeling needs. IEEE Transactions on Electron Devices, 53(9), 2160–2167.
Cited by
31 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Energy Efficient Double Tailed Cascaded Comparator for EEG Application;2023 IEEE 12th International Conference on Communication Systems and Network Technologies (CSNT);2023-04-08
2. Novel Four-Stage Comparator with High Speed and Low Kickback Noise;2023 IEEE International Students' Conference on Electrical, Electronics and Computer Science (SCEECS);2023-02-18
3. CNTFET based comparators: design, simulation and comparative analysis;Analog Integrated Circuits and Signal Processing;2023-01-13
4. A Novel Dynamic Latch Comparator Design and Analysis for ADCs;Intelligent Computing and Communication;2023
5. Modify two stage OPAMP based on offset constellation technique;AIP Conference Proceedings;2023