1. S. Bandyopadhyay, et al, “Design of Two Stage CMOS Operational Amplifier in 180nm Technology with Low Power and High CMRR”, International Journal on Recent Trends in Engineering & Technology, Vol. 11, PP 239–247, 2014
2. R. B. Reddy and Sh. K. Gowda, “Design and Analysis of CMOS Two Stage OP-AMP in 180nm and 45nm Technology”, International Journal of Engineering Research & Technology (IJERT), Vol. 4, PP 1100–1103, 2015
3. R. Chaudhari and R. Soni, “Design and Characterization of two stage High-Speed CMOS Operational Amplifier”, Rahul Chaudhari et al Int. Journal of Engineering Research and Applications, Vol. 4, PP. 536–541, 2014.
4. Transistor matching in analog CMOS applications
5. S. Alam Chowdhury, et al, “Design of a Two Stage CMOS Operational Amplifier in 100nm Technology with Low Offset Voltage”, In: Applied. Of International Conf. On Innovations in Science, Engineering and Technology (ICISET), Chittagong, Bangladesh, PP.56–59, 2018