1. Moore, G. E. Cramming more components onto integrated circuits. Electronics1965, 38, 114–117.
2. Moore, G. E. Progress in digital integrated electronics. In Proceedings of the International Electron Devices Meeting, Washigton, DC, USA, 1975, pp 11–13.
3. Sutter, H. The free lunch is over: A fundamental turn toward concurrency in software. Dr. Dobb’s J.2005, 30, 202–210.
4. Taur, Y.; Buchanan, D. A.; Chen, W.; Frank, D. J.; Ismail, K. E.; Lo, S. H.; Sai-Halasz, G. A.; Viswanathan, R. G.; Wann, H. J. C.; Wind, S. J. et al. CMOS scaling into the nanometer regime. Proc. IEEE1997, 85, 486–504.
5. Frank, D. J.; Dennard, R. H.; Nowak, E.; Solomon, P. M.; Taur, Y.; Wong, H. S. P. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE2001, 89, 259–288.