Author:
Hakim M. M. A.,de Groot C. H.,Hall S.,Ashburn Peter
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Modeling and Simulation,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference31 articles.
1. Taur, Y., et al.: CMOS scaling into nanometer regime. Proc. IEEE 85, 486–504 (1997)
2. Kim, K., Fossum, J.G.: Double-gate CMOS: symmetrical-versus asymmetrical-gate devices. IEEE Trans. Electron Devices 48, 294–299 (2001)
3. M. Leong et al.: DC and AC performance analysis of 25 nm symmetric/asymmetric double-gate, back-gate and bulk CMOS. In: IEEE on simulation of semiconductor processes and device conference, Seattle, pp. 147–150 (2000)
4. Ghani, T. et al.: Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors. In: Symposium on VLSI technology digest of technical papers, pp. 174–175 (2000)
5. Keyes, R.W.: The effect of randomness in the distribution of impurity atoms on FET threshold. Appl. Phys. A 8, 251–259 (1975)