1. Thompson, S., Alavi, M., Argavani, R., Brand, A., Bigwood, R., Brandenburg, J., Crew, B., Dubin, V., Hussein, M., Jacob, P., Kenyon, C., Lee, E., Mcintyre, M., Ma, Z., Moon, P., Nguyen, P., Prince, M., Schweinfurth, R., Shvakumar, S., Smith, P., Stettler, M., Tyagi, S., Wei, M., Xu, J., Yang, S., Bohr, M.: An enhanced 130 nm generation logic technology featuring 60 nm transistors optimised for high performance and low power at 0.7–1.4 V. IEDM Tech. Dig. 257–261 (2001)
2. Hisamoto, D.: FD/DG-SOI MOSFETs—a viable approach to overcoming the device scaling limit. IEDM Tech. Dig. 429–432 (2001)
3. Jallepalli, S., Bude, J., Shih, W.K., Pinto, M.R., Maziar, C.M., Tasch, A.F. Jr.: Electron and hole quantization and their impact on deep submicron p- and n-MOSFET characteristics. IEEE Trans. Electron Devices 44, 297–303 (1997)
4. Laux, S.E., Kumar, A., Fischetti, M.V.: Analysis of quantum ballistic electron transport in ultrasmall silicon devices including space-charge and geometric effects. J. Appl. Phys. 95, 5545–5582 (2004)
5. Martinez, A., Bescond, M., Barker, J.R., Svizhenko, A., Anantram, M.P., Millar, C., Asenov, A.: A self-consistent full 3-D real-space NEGF simulator for studying nonperturbative effects in nano-MOSFETs. IEEE Trans. Electron Devices 54, 2213–2222 (2007)