1. Colinge, J.P.: Multi-gate SOI MOSFETs. Microelectron. Eng. 84, 2071–2076 (2007)
2. Planes, N., Weber, O., Barral, V., Haendler, S., Noblet, D., Croain, D., Bocat, M., Sassoulas, P.-O., Federspiel, X., Cros, A., Bajolet, A., Richard, E., Dumont, B., Perreau, P., Petit, D., Golanski, D., Fenouillet-Bérange, C., Guillot, N., Rafik, M., Huard, V., Puget, S., Montagner, X., Jaud, M.-A., Rozeau, O., Saxod, O., Wacquant, F., Monsieur, F., Barge, D., Pinzelli, L., Mellier, M., Boeuf, F., Arnaud, F., Haond, M.: 28nm FDSOI technology platform for high-speed low-voltage digital applications. In: Symp. on VLSI Tech., Honolulu, Hawaii, June 2012, pp. 133–134 (2012)
3. Basker, V.S., Standaert, T., Kawasaki, H., Yeh, C.-C., Maitra, K., Yamashita, T., Faltermeier, J., Adhikari, H., Jagannathan, H., Wang, J., Sunamura, H., Kanakasabapathy, S., Schmitz, S., Cummings, J., Inada, A., Lin, C.-H., Kulkarni, P., Zhu, Y., Kuss, J., Yamamoto, T., Kumar, A., Wahl, J., Yagishita, A., Edge, L.F., Kim, R.H., McIellan, E., Holmes, S.J., Johnson, R.C., Levin, T., Demarest, J., Hane, M., Takayanagi, M., Colburn, M., Paruchuri, V.K., Miller, R.J., Bu, H., Doris, B., McHerron, D., Leobandung, E., O’Neill, J.: A 0.063 μm2 FinFET SRAM cell demonstration with conventional lithography using a novel integration scheme with aggressively scaled fin and gate pitch. In: Symp. on VLSI Tech., Honolulu, Hawaii, June 2010, pp. 19–20 (2010)
4. Bufler, F.M., Heinz, F.O., Smith, L.: Efficient 3D Monte Carlo simulation of orientation and stress effects in FinFETs. In: Proc. SISPAD, Glasgow, UK, September 2013, pp. 172–175 (2013)
5. Fischetti, M.V., Laux, S.E.: Monte Carlo study of electron transport in silicon inversion layers. Phys. Rev. B 48(4), 2244–2274 (1993)