Author:
Mahor Vikas,Pattanaik Manisha
Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference21 articles.
1. M. Asyaei, A. Peiravi, Low power wide gates for modern power efficient processors. VLSI J. Integr. 47(2), 272–283 (2014)
2. A. Alvandpour et al., A sub-130-nm conditional keeper technique. IEEE J. Solid-State Circuits 37(5), 633–638 (2002)
3. A.N. Bhoj, N.K. Jha, Design of logic gates and flip-flops in high-performance FinFET technology. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 21(11), 1975–1988 (2013)
4. J. Dick, Intel Ivy bridge unveiled the first commercial tri-gate, high-k, metal-gate CPU, in 2012 IEEE Custom Integrated Circuits Conference (CICC) (2012)
5. H.F. Dadgour, K. Banerjee, A novel variation-tolerant keeper architecture for high-performance low-power wide fan-in dynamic OR gates. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 18(11), 1567–1577 (2010)
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献