Analysis of DLL Jitter due to Voltage-Controlled Delay Line-Reference-Cited by-同舟云学术

登录注册会员服务联系我们

Analysis of DLL Jitter due to Voltage-Controlled Delay Line

Published:2013-04-11 Issue:5 Volume:32 Page:2119-2135
ISSN:0278-081X
Container-title:Circuits, Systems, and Signal Processing
language:en
Short-container-title:Circuits Syst Signal Process

Author:

Gholami Mohammad,Ardeshir Gholamreza

Publisher

Springer Science and Business Media LLC

Subject

Applied Mathematics,Signal Processing

Link

http://link.springer.com/content/pdf/10.1007/s00034-013-9584-5.pdf

Reference22 articles.

1. H.H. Chang, J.W. Lin, C.Y. Yang, S.I. Liu, A wide-range delay-locked loop with a fixed latency of one clock cycle. IEEE J. Solid-State Circuits 37(8), 1021–1027 (2002)

2. C.C. Chen, J.Y. Chang, S.I. Liu, A DLL-based variable-phase clock buffer. IEEE Trans. Circuits Syst. II, Express Briefs 54(12), 1072–1076 (2007)

3. H.J. Chi, Y.H. Choi, S.M. Lee, J.Y. Sim, H.J. Park, J.J. Lim, P.S. Kang, B.Y. Lee, J.-C. Hong, H.S. Lee, A 2-Gb/s intrapanel interface for TFT-LCD with a VSYNC-embedded subpixel clock and a cascaded deskew and multiphase DLL. IEEE Trans. Circuits Syst. II, Express Briefs 58(10), 687–691 (2011)

4. A.L. Coban, M.H. Koroglu, K.A. Ahmed, A 2.5-3.125-Gb/s quad transceiver with second-order analog DLL-based CDRs. IEEE J. Solid-State Circuits 40(9), 1940–1947 (2005)

5. X. Gao, B. Nauta, E.A.M. Klumperink, Advantages of shift registers over DLLs for flexible low jitter multiphase clock generation. IEEE Trans. Circuits Syst. II, Express Briefs 55(3), 244–248 (2008)

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 8 Channels 14 bits 100 MHz Sample and Hold Circuit Based on Delay-Locked Loop Control;2023 8th International Conference on Integrated Circuits and Microsystems (ICICM);2023-10-20

2. Low power 10T phase and frequency detector for high frequency phase locked loop;International Journal of Numerical Modelling: Electronic Networks, Devices and Fields;2023-06-02

3. A Low-Power and High-Frequency Phase Frequency Detector for a 3.33-GHz Delay Locked Loop;Circuits, Systems, and Signal Processing;2019-09-04

4. Overview of Analog Wide Range Delay Locked Loops;Recent Advances in Electrical & Electronic Engineering (Formerly Recent Patents on Electrical & Electronic Engineering);2018-11-07

5. Low-Power High-Frequency Phase Frequency Detector for Minimal Blind-Zone Phase-Locked Loops;Circuits, Systems, and Signal Processing;2018-06-23

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线，采集、加工和组织学术论文而形成的新型学术文献查询和分析系统，可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容，当前同舟云学术共收录了国内外主流学术期刊6万余种，收集的期刊论文及会议论文总量共计约1.5亿篇，并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询！咨询电话：010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号京ICP备18003416号-3