1. A.M. Al-Haj, An FPGA-based parallel distributed arithmetic implementation of the 1-D discrete wavelet transform. Informatica (Ljublj.) 32(2), 241–247 (2005)
2. D.J. Allred, H. Yoo, V. Krishnan, W. Huang, D.V. Anderson, LMS adaptive filters using distributed arithmetic for high throughput. IEEE Trans. Circuits Syst. 52(7), 1327–1337 (2005)
3. S.M. Badave, A.S. Bhalchandra, Multiplier less FIR filter implementation on FPGA. Int. J. Inf. Electron. Eng. 2(2) (2012). doi: 10.7763/IJIEE.2012.V2.78
4. M.N. Bhukya, K. Anjaiah, G. Sravya, P. Nagaraju, The design of high speed FIR filter using improved DA algorithm and it’s FPGA implementation. Int. J. Eng. Trends Technol. 3(2) (2012). www.ijettjournal.org/volume-3/issue-2/IJETT-V3I2P212.pdf
5. S.F. Ghamkhari, M.B. Ghaznavi-Ghoushchi, A low-power low-area architecture design for distributed arithmetic (DA) unit, in 20th Iranian Conference on Electrical Engineering (ICEE) (2012)