Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference54 articles.
1. S. Abbasalizadeh, B. Forouzandeh, Full adder design with GDI cell and independent double gate transistor, in 20th Iranian Conference on Electrical Engineering (ICEE2012) (Tehran 2012), pp. 130–134
2. S. Abed, Y. Khalil, M. Modhaffar, I. Ahmad, High-performance low-power approximate Wallace tree multiplier. Int. J. Circ. Theor. Appl. 46, 2334–2348 (2018)
3. A.K. Agrawal, S. Wairya, R.K. Nagaria, A new mixed gate diffusion input full adder topology for high speed low power digital circuits. World Appl. Sci. J. 7, 138–144 (2009)
4. M. Aguirre-Hernandez, M. Linares-Aranda CMOS full-adders for energy-efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. Syst. 19(4), 718–721 (2011)
5. M. Amini-Valashani, M. Ayat, S. Mirzakuchaki, Design and analysis of a novel low-power and energy-efficient 18 T hybrid full adder. Microelectron. J. 74, 49–59 (2018)
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献