Author:
Devadas Srinivas,Keutzer Kurt,Malik Sharad
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference26 articles.
1. S. Devadas and K. Keutzer, ?Synthesis of robust delay-fault testable circuits: Theory,?IEEE Trans. on Computer-Aided Design, vol. 11, pp. 87?101, January 1992.
2. S. Devadas and K. Keutzer, ?Synthesis of robust delay-fault testable circuits: Practice,?IEEE Trans. on Computer-Aided Design, vol. 11, pp. 277?300, March 1992.
3. S. Kundu and S.M. Reddy, ?On the design of robust testable CMOS combinational logic circuits,? InProc. of the Fault tolerant Computing Symp., pp. 220?225, 1988.
4. A. Pramanick, S. Reddy, and S. Sengupta, ?Synthesis of combinational logic circuits for path delay fault testability,? InProc. Int. Symp. on Circuits and Systems, pp. 3105?3108, May 1990.
5. R. Dandapani and S. Reddy, ?On the design of logic networks with redundancy and testability considerations,?IEEE Trans. on Computers, vol. C23, November 1974.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Multifault and delay-fault testability of multilevel circuits;Journal of Electronic Testing;1995-06
2. On the generation of area-time optimal testable adders;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;1995