1. Park JT, Colinge J-P (2002) Multiple-gate SOI MOSFETs: device de- sign guidelines. IEEE Trans. Electron Devices 49(12):2222–2229
2. Tachi K, Casse M, Barraud S, Dupre C, Hubert A, Vulliet N, Faivre ME, Vizioz C, Carabasse C, Delaye V, Hartmann JM, Iwai H, Cristoloveanu S, Faynot O (2010) Ernst. T.: Experimental study on carrier transport limiting phenomena in 10 nm width nanowire CMOS transistors. IEDM Tech. Dig., pp. 784–787
3. Coquand R, Barraud S, Casse M, Leroux P, Vizioz C, Com-boroure C, Perreau P, Ernst E, Sanson M-P, Maffini-Alvaro V, Tabone C, Barnola S, Munteanu D, Ghibaudo G, Monfray S, Boeuf F, Poiroux T (2012) Scaling of High-K/Metal-Gate trigate SOI nanowire transistors down to 10 nm width. 13th International Con- ference on Ultimate Integration on Silicon (ULIS), pp. 37–40
4. Kuo P-Y, Lu Y-H, Chao T-S (2014) High-performance GAA sidewall-damascened sub-10-nm in situ n+−doped poly-Si NWs channels junctionless FETs. IEEE Trans. Electron Devices 61(11):3821–3826
5. Lee C-W, Afzalian A, Akhavan ND, Yan R, Ferain I, Col-inge J-P (2009) Junctionless multigate field-effect transistor. Appl Phys Lett 94:053511