1. Omura, Y., Nakashima, S., Izumu, K., Ishii, T.: 0.1-μm-gate, ultrathin-film CMOS devices using SIMOX substrate with 80-nm thick buried oxide layer. IEDM Technical Digest, pp. 675–678 (1991)
2. Su, L., Jacobs, J., Chung, J., Antoniadis, D.: Deep-submicrometer channel design in silicon-on-insulator (SOI) MOSFET’s. IEEE Electron Dev Lett 15, 183–185 (1994)
3. Suzuki, S., Ishii, K., Kanemaru, S., Maeda, T., Tsutsumi, T., Sekiwaga, T., Nagai, K., Hiroshima, H.: Highly suppressed short-channel effects in ultrathin SOI n-MOSFETs. IEEE Trans Electron Dev 47, 354–359 (2000)
4. Wong, H.-S.P., Frank, D.J., Solomon, P.M.: Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET’s at the 25 nm channel length generation. IEDM Technical Digest, pp. 407–410 (1998)
5. Ernst, T., Munteanu, D., Cristoloveanu, S., Quisse, T., Hefyene, N., Horiguchi, S., Ono, Y., Takahashi, Y., Murase, K.: Ultimately thin SOI MOSFETs: special characteristics and mechanisms. Proceedings of IEEE International Conference, pp. 92–93 (1999)