1. Ghani, T., Armstrong, M., Auth, C., Bost, M., Charvat, P., Glass, G., Hoffmann, T., Johnson, K., Kenyon, C., Klaus, J., McIntyre, B., Mistry, K., Murth, A., Sandford, J., Silberstein, M., Sivakumar, S., Smith, P., Zawadzki, K., Thompson, S., Bohr, M.: A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors. In: IEEE Proceedings of IEDM, pp. 978–980 (2003)
2. Andrieu, F., Ernst, T., Lime, F., Rochette, F., Romanjek, K., Barraud, S., Ravit, C., Boeuf, F., Jurczak, M., Casse, M., Weber, O., Brevard, L., Reimbold, G., Ghibaudo, G., Deleonibus, S.: Experimental and comparative investigation of low and high field transport in substrate- and process-induced strained nanoscaled MOSFETs. In: IEEE/VLSI Symposium, pp. 176–178 (2005)
3. Wong, H.-S.P., Frank, D.J., Solomon, P.M.: Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET’s at the 25 nm channel length generation. In: IEEE Proceedings of IEDM, pp. 407–410 (1998)
4. Cros, A., Romanjek, K., Fleury, D., Harrison, S., Cerutti, R., Coronel, P., Dumont, B., Pouydebasque, A., Wacquez, R., Duriez, B., Gwoziecki, R., Boeuf, F., Brut, H., Ghibaudo, G., Skotnicki, T.: Unexpected mobility degradation for very short devices: a new challenge for CMOS scaling. In: IEEE Proceedings of IEDM, pp. 439–402 (2006)
5. Lochtefeld, A., Antoniadis, D.A.: Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress. IEEE Electron. Device Lett. 22, 591–593 (2001)