Author:
Champac Victor,Garcia Gervacio Jose
Publisher
Springer International Publishing
Reference24 articles.
1. A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, R. Panda, Path-based statistical timing analysis considering inter-and intra-die correlations, in Proceeding of TAU, pp. 16–21 (2002)
2. K. Kang, B.C. Paul, K. Roy, Statistical timing analysis using levelized covariance propagation, in 41st Design, Automation and Test in Europe Conference, Mar 2005, vol. 2, pp. 764–769.
https://doi.org/10.1109/DATE.2005.279
3. S. Abbaspour, H. Fatemi, M. Pedram, VGTA: variation-aware gate timing analysis, in 2005 International Conference on Computer Design, Oct 2005, pp. 351–356.
https://doi.org/10.1109/ICCD.2005.115
4. R. Goyal, S. Shrivastava, H. Parameswaran, P. Khurana, Improved first-order parameterized statistical timing analysis for handling slew and capacitance variation, in 20th International Conference on VLSI Design Held Jointly with 6th International Conference on Embedded Systems (VLSID’07), Bangalore, Jan 2007, pp. 278–282.
https://doi.org/10.1109/VLSID.2007.92
5. M. Orshansky, S. Nassif, D. Boning, Design for Manufacturability and Statistical Design: A Constructive Approach (Springer, Boston, 2008)