Author:
Ya. Steinberg Boris,V. Dubrov Denis,Mikhailuts Yury,Roshal Alexander S.,Steinberg Roman B.
Publisher
Springer International Publishing
Reference14 articles.
1. Affine transformations for optimizing parallelism and locality.
http://suif.stanford.edu/research/affine.html
. Accessed: 13 February 2015
2. Ben-Asher, Y., Rotem, N., Shochat, E.: Finding the best compromise in compiling compound loops to Verilog. J. Syst. Archit. 56(9), 474–486 (2010).
http://dx.doi.org/10.1016/j.sysarc.2010.07.001
3. Bondalapati, K.: Modeling and mapping for dynamically reconfigurable hybrid architecture. Ph.D. thesis, University of Southern California, August 2001
4. Boulytchev, D., Medvedev, O.: Hardware description language based on message passing and implicit pipelining. In: Design Test Symposium (EWDTS), 2010 East-West, pp. 438–441, September 2010.
http://dx.doi.org/10.1109/EWDTS.2010.5742095
5. Cardoso, J.M.P., Diniz, P.C.: Compilation Techniques for Reconfigurable Architectures. Springer, US (2009).
http://dx.doi.org/10.1007/978-0-387-09671-1
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Program transformations as the base for optimizing parallelizing compilers;Program Systems: Theory and Applications;2020-03-02
2. On the Development of the Compiler from C to the Processor with FPGA Accelerator;Frontiers in Software Engineering Education;2020
3. Pipeline circuits to compute several expressions;Proceedings of the 14th Central and Eastern European Software Engineering Conference Russia on ZZZ - CEE-SECR '18;2018
4. How OPS (optimizing parallelizing system) may be useful for clang;Proceedings of the 13th Central & Eastern European Software Engineering Conference in Russia;2017-10-20
5. Developing a High-Level Language Compiler for a Computer with Programmable Architecture;Proceedings of the 12th Central and Eastern European Software Engineering Conference in Russia on - CEE-SECR '16;2016