1. Xilinx Inc.: Zynq UltraScale+ MPSoC - Product Brief (2016)
2. Murray, K.E., Whitty, S., Liu, S., Luu, J., Betz, V.: Timing-driven titan: enabling large benchmarks and exploring the gap between academic and commercial CAD. ACM Trans. Reconfigurable Technol. Syst. 8(2), 10:1–10:18 (2015)
3. Luu, J., Goeders, J., Wainberg, M., Somerville, A., Yu, T., Nasartschuk, K., Nasr, M., Wang, S., Liu, T., Ahmed, N., Kent, K.B., Anderson, J., Rose, J., Betz, V.: VTR 7.0: next generation architecture and CAD system for FPGAs. ACM Trans. Reconfigurable Technol. Syst. 7(2), 6:1–6:30 (2015)
4. Jamieson, P., Kent, K.B., Gharibian, F., Shannon, L.: Odin II - an open-source verilog HDL synthesis tool for CAD research. In: 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 149–156, May 2010
5. Berkeley Logic Synthesis and Verification Group, Berkley: A System for Sequential Synthesis and Verification (2014). http://www.eecs.berkeley.edu/~alanmi/abc/