Affiliation:
1. University of Toronto, Ontario, Canada
Abstract
Benchmarks play a key role in Field-Programmable Gate Array (FPGA) architecture and CAD research, enabling the quantitative comparison of tools and architectures. It is important that these benchmarks reflect modern large-scale systems that make use of heterogeneous resources; however, most current FPGA benchmarks are both small and simple. In this artile, we present Titan, a hybrid CAD flow that addresses these issues. The flow uses Altera’s Quartus II FPGA CAD software to perform HDL synthesis and a conversion tool to translate the result into the academic Berkeley Logic Interchange Format (BLIF). Using this flow, we created the Titan23 benchmark set, which consists of 23 large (90K--1.8M block) benchmark circuits covering a wide range of application domains. Using the Titan23 benchmarks and an enhanced model of Altera’s Stratix IV architecture, including a detailed timing model, we compare the performance and quality of VPR and Quartus II targeting the same architecture. We found that VPR is at least 2.8 × slower, uses 6.2 × more memory, 2.2 × more wire, and produces critical paths 1.5 × slower compared to Quartus II. Finally, we identified that VPR’s focus on achieving a dense packing and an inability to take apart clusters is responsible for a large portion of the wire length and critical path delay gap.
Publisher
Association for Computing Machinery (ACM)
Reference25 articles.
1. Altera Corporation 2007. Guidance for Accurately Benchmarking FPGAs. Altera Corporation. Altera Corporation 2007. Guidance for Accurately Benchmarking FPGAs. Altera Corporation.
2. Altera Corporation 2009. Quartus II University Interface Program. Altera Corporation. Altera Corporation 2009. Quartus II University Interface Program. Altera Corporation.
3. Altera Corporation 2012a. Stratix IV Device Handbook. Altera Corporation. Altera Corporation 2012a. Stratix IV Device Handbook. Altera Corporation.
4. Altera Corporation 2012b. Stratix V Device Overview. Altera Corporation. Altera Corporation 2012b. Stratix V Device Overview. Altera Corporation.
Cited by
67 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Automated Feature Testing of Verilog Parsers using Fuzzing (Registered Report);Proceedings of the 3rd ACM International Fuzzing Workshop;2024-09-13
2. Machine Learning VLSI CAD Experiments Should Consider Atomic Data Groups;Proceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD;2024-09-09
3. Enabling Risk Management of Machine Learning Predictions for FPGA Routability;Proceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD;2024-09-09
4. PatRouter: An Optimal-Pattern-Oriented Routability-Driven Routing Algorithm for FPGA;2024 2nd International Symposium of Electronics Design Automation (ISEDA);2024-05-10
5. An Efficient Hypergraph Partitioner under Inter - Block Interconnection Constraints;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25