UltraSynth: Insights of a CGRA Integration into a Control Engineering Environment-Reference-Cited by-同舟云学术

UltraSynth: Insights of a CGRA Integration into a Control Engineering Environment

Published:2021-02-27 Issue:5 Volume:93 Page:463-479
ISSN:1939-8018
Container-title:Journal of Signal Processing Systems
language:en
Short-container-title:J Sign Process Syst

Author:

Wolf Dennis,Engel Andreas,Ruschke Tajas,Koch Andreas,Hochberger Christian

Abstract

AbstractCoarse Grained Reconfigurable Arrays (CGRAs) or Architectures are a concept for hardware accelerators based on the idea of distributing workload over Processing Elements. These processors exploit instruction level parallelism, while being energy efficient due to their simplistic internal structure. However, the incorporation into a complete computing system raises severe challenges at the hardware and software level. This article evaluates a CGRA integrated into a control engineering environment targeting a Xilinx Zynq System on Chip (SoC) in detail. Besides the actual application execution performance, the practicability of the configuration toolchain is validated. Challenges of the real-world integration are discussed and practical insights are highlighted.

Funder

Bundesministerium für Bildung und Forschung

Publisher

Springer Science and Business Media LLC

Subject

Hardware and Architecture,Modelling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering

Link

https://link.springer.com/content/pdf/10.1007/s11265-021-01641-7.pdf

Reference16 articles.

1. Chin, S. A., Sakamoto, N., Rui, A., Zhao, J., Kim, J. H., Hara-Azumi, Y., & Anderson, J. (2017). Cgra-me: a unified framework for cgra modelling and exploration. In 2017 IEEE 28th international conference on application-specific systems, architectures and processors (ASAP) (pp. 184–189).

2. Cong, J., Huang, H., Ma, C., Xiao, B., & Zhou, P. (2014). A fully pipelined and dynamically composable architecture of CGRA. In IEEE international sympsosium on field-programmable custom computing machines (pp. 9–16).

3. dSpace: DS5203—FPGA programmable per application (2018).

4. Fathoni, M. F., & Wuryandari, A. I. (2015). Comparison between Euler, Heun, Runge-Kutta and Adams-Bashforth-Moulton integration methods in the particle dynamic simulation. In International conference on interactive digital media (pp. 1–7).

5. Fricke, F., Werner, A., Shahin, K., & Huebner, M. (2018). CGRA tool flow for fast run-time reconfiguration. In N. Voros, M. Huebner, G. Keramidas, D. Goehringer, C. Antonopoulos, & P.C. Diniz (Eds.) Applied reconfigurable computing. Architectures, tools, and applications (pp. 661–672). Springer Int. Publishing.

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Improved Condition Handling in CGRAs with Complex Loop Support;Architecture of Computing Systems;2023

2. Advantages of a Statistical Estimation Approach for Clock Frequency Estimation of Heterogeneous and Irregular CGRAs;ACM Transactions on Reconfigurable Technology and Systems;2022-12-22

3. Towards Transparent Dynamic Binary Translation from RISC-V to a CGRA;Architecture of Computing Systems;2021