Author:
Bouwens Frank,Berekovic Mladen,Kanstein Andreas,Gaydadjiev Georgi
Publisher
Springer Berlin Heidelberg
Reference10 articles.
1. Mei, B., et al.: ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. In: DATE 2004, Leuven, Belgium, IMEC (2004)
2. Kwok, Z., Wilton, S.J.E.: Register File Architecture Optimization in a Coarse-Grained Reconfigurable Architecture. In: Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’05), University of British Columbia, April 2005, pp. 35–44. IEEE Computer Society Press, Los Alamitos (2005)
3. The IMPACT Group. http://www.crhc.uiuc.edu/Impact/
4. http://www-sop.inria.fr/esterel-org/
5. http://www.synopsys.com/
Cited by
19 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Exploration of Compute vs. Interconnect Tradeoffs in CGRAs for HPC;Proceedings of the 13th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies;2023-06-14
2. Less for More: Reducing Intra-CGRA Connectivity for Higher Performance and Efficiency in HPC;2023 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2023-05
3. Exploring Inter-tile Connectivity for HPC-oriented CGRA with Lower Resource Usage;2022 International Conference on Field-Programmable Technology (ICFPT);2022-12-05
4. Energy Efficient Design of Coarse-Grained Reconfigurable Architectures: Insights, Trends and Challenges;2022 International Conference on Field-Programmable Technology (ICFPT);2022-12-05
5. Technical Difficulties and Development Trend;Software Defined Chips;2022-11-15