Author:
Liu Tieqiao,Zhou Yingbo,Liu Yi,Cai Shuo
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference25 articles.
1. Ahmadi R, Najm FN (2003) Timing analysis in presence of power supply and ground voltage variations, Proc. International Conference on Computer Aided Design, pp. 176–183
2. Ahmed N, Tehranipoor M, Jayaram V (2007) Transition delay fault test pattern generation considering supply voltage noise in a SOC design, Proceedings of the 44th annual conference on Design automation, 04–08 June 2007
3. Aikyo T, Takahashi H, Higami Y et al (2007) Timing-aware diagnosis for small delay defects, Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 223–234
4. Breuer MA (1974) The effects of races, delays, and delay faults on test generation. IEEE Trans Comput C-23:1078–1092
5. Cheng K-T, Devadas S, Keutzer K (1991) Robust delay-fault test generation and synthesis for testability under a standard scan design methodology, Proceedings of the 28th conference on ACM/IEEE design automation, pp. 80–86
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献