Author:
Abderazek Ben A.,Kawata Sotaro,Yoshinaga Tsutomu,Sowa Masahiro
Publisher
Springer Berlin Heidelberg
Reference7 articles.
1. Sowa, M., Abderazek, B.A., Yoshinaga, T.: Parallel Queue Processor Architecture Based on Produced Order Computation Model. Int. Journal of Supercomputing, HPC 32(3), 217–229 (2005)
2. Abderazek, B.A., Arsenji, M., Shigeta, S., Yoshinaga, T., Sowa, M.: Queue Processor for Novel Queue Computing Paradigm Based on Produced Order Scheme. In: Proc. of HPC, IEEE CS, 0-7695-2138-X/04, July 2004, pp. 169–177 (2004)
3. Sheliga, M., sha, E.H.: Hardware/Software Co-design With the HMS Framework. Journal of VLSI Signal Processing Systems 13(1), 37–56 (1996)
4. Lewis, D., et al.: The Stratix Logic and Routing Architecture. In: Proc. FPGA 2002, pp. 12–20 (2002)
5. Cadence Design Systems,
http://www.cadence.com/
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Power Optimization Techniques for Multicore SoCs;Advanced Multicore Systems-On-Chip;2017
2. Multicore SoCs Design Methods;Advanced Multicore Systems-On-Chip;2017
3. The QC-2 parallel Queue processor architecture;Journal of Parallel and Distributed Computing;2008-02