1. K. Diefendorff, K. Dubey, How multimedia workloads will change processor design. IEEE Comput. 30(9), 43–45 (1997)
2. Y. Liu, S. Chakraborty, W.T. Ooi, A. Gupta, S. Mohan, Workload characterization and cost-quality tradeoffs in MPEG-4 decoding on resource-constrained devices, in Workshop on Embedded Systems for Real-Time Multimedia (2005), pp. 129–134
3. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, R. Zafalon, Analyzing on-chip communication in a mpsoc environment. Proceedings of the Conference on Design, Design Automation and Test in Europe 2, 16–20 (2004)
4. D. Kulkarani, W.A. Najjar, R. Rinker, F.J. Kurdahi, Fast area estimation to support compiler optimization in FPGA-based reconfigurable systems, in IEEE Symposium on Field-Programmable Custom Computing Machines (California, Napa, 2002)
5. A. Ben Abdallah, M. Sowa, Basic network-on-chip interconnection for future gigascale mcsocs applications: communication and computation orthogonalization, in Proceedings of Tunisia-Japan Symposium on Society, Science and Technology (TJASSST), 4–9 Dec 2006