Author:
Mishra Prateek,Muttreja Anish,Jha Niraj K.
Reference24 articles.
1. T.-J. King, “FinFETs for nanoscale CMOS digital integrated circuits,” in Proc. Int. Conf. Computer-Aided Design, Nov. 2005, pp. 207–210.
2. K. Bernstein, C.-T. Chuang, R.V. Joshi, and R. Puri, “Design and CAD challenges in sub-90 nm CMOS technologies,” in Proc. Int. Conf. Computer-Aided Design, Nov. 2003, pp. 129–136.
3. P. Mishra and N.K. Jha, “Low-power FinFET circuit synthesis using surface orientation optimization,” in Proc. Design Automation and Test in Europe, Mar. 2010, pp. 311–314.
4. A. Muttreja, N. Agarwal, and N.K. Jha, “CMOS logic design with independent gate FinFETs,” in Proc. Int. Conf. Computer Design, Oct. 2007, pp. 560–567.
5. J.G. Fossum et al., “A process/physics-based compact model for nanoclassical CMOS device and circuit design,” IEEE J. Solid-State Electron., 48:919–926, June 2004.
Cited by
62 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Ultra-Low Power 9T FinFET Based SRAM Cell for IoT Applications;Journal of Electrical Systems;2024-04-24
2. Ultra-low Power FinFET SRAM Cell with Improved Stability Suitable for Low Power Applications;International Journal of Electronics and Telecommunications;2023-07-26
3. Design and Implementation of Low Power NAND Gate Based Combinational Circuits Using FinFET Technique;2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT);2023-07-06
4. Design of Quaternary Inverter Using 32nm SOI Technology;2023 International Conference on Advances in Electronics, Communication, Computing and Intelligent Information Systems (ICAECIS);2023-04-19
5. FinFET-based non-linear analog signal processing modules;Microelectronics Journal;2023-01