1. Sub-50 nm FinFET: PMOS;Huang;IEEE IEDM Tech. Dig.,1999
2. International Technology Roadmap for Semiconductors. Semiconductor Industry Assoc., San Jose, CA, 2001
3. Chiang MH. Process-based compact modeling and analysis of silicon-on-insulator CMOS devices and circuits, including double-gate MOSFETs, Ph.D. Dissertation, University of Florida, Gainesville, FL, 2001
4. Ge L. Physical modeling and analysis of carrier confinement and transport in silicon-on-insulator and double-gate CMOS devices and circuits, Ph.D. Dissertation, University of Florida, Gainesville, FL, 2002
5. UFDG MOSFET model user’s guide. SOI Group, Available from: http://www.soi.tec.ufl.edu, University of Florida, Gainesville, October 2003