Experimental Investigation of Embedded Micropin-Fins for Single-Phase Heat Transfer and Pressure Drop
Author:
Kharangate Chirag R.1, Wook Jung Ki2, Jung Sangwoo3, Kong Daeyoung3, Schaadt Joseph2, Iyengar Madhusudan4, Malone Chris4, Lee Hyoungsoon3, Asheghi Mehdi2, Goodson Kenneth E.2
Affiliation:
1. Department of Mechanical Engineering, Stanford University, Stanford, CA 94305 e-mail: 2. Department of Mechanical Engineering, Stanford University, Stanford, CA 94305 3. School of Mechanical Engineering, Chung-Ang University, Seoul 06974, South Korea 4. Google LLC, Mountain View, CA 94043
Abstract
Three-dimensional (3D) stacked integrated circuit (IC) chips offer significant performance improvement, but offer important challenges for thermal management including, for the case of microfluidic cooling, constraints on channel dimensions, and pressure drop. Here, we investigate heat transfer and pressure drop characteristics of a microfluidic cooling device with staggered pin-fin array arrangement with dimensions as follows: diameter D = 46.5 μm; spacing, S ∼ 100 μm; and height, H ∼ 110 μm. Deionized single-phase water with mass flow rates of m˙ = 15.1–64.1 g/min was used as the working fluid, corresponding to values of Re (based on pin fin diameter) from 23 to 135, where heat fluxes up to 141 W/cm2 are removed. The measurements yield local Nusselt numbers that vary little along the heated channel length and values for both the Nu and the friction factor do not agree well with most data for pin fin geometries in the literature. Two new correlations for the average Nusselt number (∼Re1.04) and Fanning friction factor (∼Re−0.52) are proposed that capture the heat transfer and pressure drop behavior for the geometric and operating conditions tested in this study with mean absolute error (MAE) of 4.9% and 1.7%, respectively. The work shows that a more comprehensive investigation is required on thermofluidic characterization of pin fin arrays with channel heights Hf < 150 μm and fin spacing S = 50–500 μm, respectively, with the Reynolds number, Re < 300.
Funder
Division of Engineering Education and Centers Google National Research Foundation of Korea
Publisher
ASME International
Subject
Electrical and Electronic Engineering,Computer Science Applications,Mechanics of Materials,Electronic, Optical and Magnetic Materials
Reference40 articles.
1. Bohr, M. T., 1995, “Interconnect Scaling—The Real Limiter to High Performance ULSI,” International Electron Devices Meeting (IEDM'95), Washington, DC, Dec. 10–13, pp. 241–244.10.1109/IEDM.1995.499187 2. Overview and Outlook of Three-Dimensional Integrated Circuit Packaging, Three-Dimensional Si Integration, and Three-Dimensional Integrated Circuit Integration;ASME J. Electron. Packag.,2014 3. Khan, N. H., Alam, S. M., and Hassoun, S., 2009, “System-Level Comparison of Power Delivery Design for 2D and 3D ICs,” IEEE International Conference on 3D System Integration (3DIC), San Francisco, CA, Sept. 28–30, pp. 1–7.10.1109/3DIC.2009.5306539 4. Bamalet, M., List, S., Stucchi, A. S., Van Hove, M., Cartuyvels, R., Beyer, G., and Maex, K., 2006, “Performance Comparison of Interconnect Technology and Architecture Options for Deep Submicron Technology Nodes,” International Interconnect Technology Conference, Burlingame, CA, June 5–7, pp. 202–204.10.1109/IITC.2006.1648688 5. 3-D Stacked Tier Specific Microfluidic Cooling for Heterogeneous 3-D ICs;IEEE Trans. Compon., Packag., Manuf. Technol.,2013
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
|
|