1. Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits;IEEE Trans. Comput.-Aided Des.,2006
2. Liu, C., Iyengar, V., and Pradhan, D. K., 2006, “Thermal-Aware Testing of Network-on-Chip Using Multiple-Frequency Clocking,” Proceedings of the 24th IEEE VLSI Test Symposium, Berkeley, CA, April 30–May 4. 10.1109/VTS.2006.88
3. Brooks, D., and Martonosi, M., 2001, “Dynamic Thermal Management for High-Performance Microprocessors,” Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA), Monterrey, Mexico, January 19–24, pp. 171–182.10.1109/HPCA.2001.903261
4. A Rational Formulation of Thermal Circuit Models for Electrothermal Simulation—Part I: Finite Element Method;IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications,1996
5. Hotspot: A Dynamic Compact Thermal Model at the Processor-Architecture Level;Microelectron. J.,2002