1. 3) Y. Tsukada, S. Tsuchida, and Y. Mashimoto: “Surface Laminar Circuit Packaging,” Proceeding 42nd Electronic Components & Technology Conference, SanDiego CA., pp. 22-27, 1992
2. 4) Y. Tsukada, Y. Mashimoto, T. Nishio, and N. Mii: “Reliability and Stress Analysis of Encapsulated Flip Chip Joint of Epoxy Base Printed Circuit Board,” Proceedings of ASME/JSME Joint Conference on Electronic Packaging, Vol. 2, pp. 827-835, 1992
3. 5) Pentium II - Wikipedia: http://en.wikipedia.org/wiki/Pentium_II
4. 6) Y. Orii, K. Toriyama, Y. Oyama, and T. Nishio: “Ultrathin SiP/PoP Technologies using 50 μm pitch C4 interconnections,” Proceedings of the International Conference on Electronics Packaging 2007, pp. 66-71, 2007
5. 7) R. Pendse, et al.: “Bond-on-Lead: A Novel Flip Chip Interconnection Technology for Fine Effective Pitch and High I/O Density,” Proc 56th Electronic Components and Technology Conf, San Diego, Ca, May. 2006. pp. 16-23