1. [1] A. Ostmann, D. Manessis, J. Stahr, M. Beesley, M. Cauwe, and J. D. Baets, "Industrial and Technical Aspects of Chip Embedding Technology," 2nd Electronics System-integration Technology Conference (ESTC), Greenwich, UK, Sept. 2008, pp. 315-320.
2. [2] G. J. Vandentop, S. N. Towle, H. Braunisch, C. Hu, and R. D. Emery, "Bumpless Build-Up Packaging," ASME International Mechanical Engineering Congress and Exposition, Nov. 2001.
3. [3] H. Braunisch, S. N. Towle, R. D. Emery, C. Hu, and G. J. Vandentop, "Electrical Performance of Bumpless Build-Up Layer Packaging," 52nd Electronic Components and Technology Conference (ECTC), May. 2002, pp. 353-358.
4. [4] T. Waris, R. Touminen, J. Kivilahti, "Panel-sized integrated module board manufacturing," Proc. Polytronics Conference, Potszam, Germany, Oct. 2001, pp. 218-223.
5. [5] A. Ostamann, A. Neumann, P. Sommer, H. Reichl, "Buried components in printed circuit boards," Advancing Microelectronics, May/Jun. 2005, pp. 13-18.