Author:
Yokoshima Tokihiko,Nomura Kentaro,Yamaji Yasuhiro,Kikuchi Katsuya,Nakagawa Hiroshi,Koshiji Kohji,Aoyagi Masahiro,Iwai Ryota,Tokuhisa Tomoaki,Kato Masaru
Publisher
Japan Institute of Electronics Packaging
Reference7 articles.
1. [1] J. U. Knickerbocker, P. S. Andry, L. P. Buchwalter, A. Deutsch, R. R. Horton, K. A. Jenkins, Y. H. Kwark, G. McVicker, C. S. Patel, R. J. Polastre, C. Schuster, A. Sharma, S. M. Sri-Jayantha, C. W. Surovic, C. K. Tsang, B. C. Webb, S. L. Wright, S. R. McKnight, E. J. Sprogis and B. Dang, "Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection", IBM J. Res. Develop., Vol. 49, No. 4–5, pp. 725–753, 2005.
2. [2] K. Takahashi, M. Umemoto, N. Tanaka, K. Tanida, Y. Nemoto, Y. Tomita, M. Tago and M. Bonkohara, "Ultra-high-density interconnection technology of three-dimensional packaging", Vol. 43, No. 8, pp. 1267–1279, 2003.
3. Au Bump Interconnection in 20 µm Pitch on 3D Chip Stacking Technology
4. [4] Y. Tomita, T. Torifuji, M. Tomisaka, S. Sumohara, Y. Nemoto, T. Sato, K. Takahashi and M. Bonkohara, "Cu bump interconnections in 20 μm-pitch at low temperature utilizing electroless tin-plating on 3D stacked LSI", J. Chem. Eng. Jpn., Vol. 36, No. 2, pp. 199–125, 2003.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献