Publisher
Japan Institute of Electronics Packaging
Subject
Electrical and Electronic Engineering
Reference11 articles.
1. 3) E. J. Marinissen, T. McLaurin, and H. Jiao: "IEEE Std P1838: DfT standard-under-development for 2.5D-, 3D-, and 5.5D-SICs," Proc. 21th IEEE European Test Symposium (ETS), pp. 1–10, 2016
2. 4) H. Yotsuyanagi, H. Makimoto, T. Nimiya, and M. Hashizume: "On Detecting Delay Faults Using Time-to-Digital Converter Embedded in Boundary Scan," IEICE Trans. Inf. Syst., Vol. E96.D, No. 9, pp. 1986–1993, 2013
3. 5) S. Kikuchi, H. Yotsuyanagi, and M. Hashizume: "On Delay Measurement Under Delay Variations in Boundary Scan Circuit with Embedded TDC," IEEE International Test Conference in Asia (ITC-Asia), pp. 169–174, 2019
4. 6) K. S.-M. Li, C. Su, Y.-W. Chang, C.-L. Lee, and J. E. Chen: "IEEE Standard 1500 Compatible Interconnect Diagnosis for Delay and Crosstalk Faults," IEEE Trans. CAD., Vol. 25, No. 11, pp. 2513–2525, Nov. 2006
5. 7) P. M. P. Law, C.-W. Wu, L.-Y. Lin, and H.-C. Hong: "An Enhanced Boundary Scan Architecture for Inter-Die Interconnect Leakage Measurement in 2.5D and 3D Packages," IEEE 26th Asian Test Symposium (ATS), pp. 5–10, 2017