1. 1) International Technology Roadmap for Semiconductors (ITRS) 2007, http://public.itrs.net/
2. 2) J. H. Stathis and D. J. DiMaria: “Reliability Projection for Ultra-Thin Oxides at Low Voltage”, Electron Devices Meeting, pp. 167–170, 1998
3. 3) M. Fukuda, W. Mizubayashi, A. Kohno and S. Miyazaki: “Analysis of Tunnel Current through Ultrathin Gate Oxides”, Japanese Journal of Applied Physics, Vol. 37, pp. L1534–L1536, 1998
4. Future system-on-silicon LSI chips
5. 5) K. W. Lee, T. Nakamura, T. Ono, Y. Yamada, T. Mizukusa, H., Hashimoto, K. T. Park, H. Kurino and M. Koyanagi: “Three-dimensional Shared Memory Fabricated Using Wafer Stacking Technology”, Tech. Dig. International Electron Devices Meeting, pp. 165–168, 2000