A 24–72-GS/s 8-b Time-Interleaved SAR ADC With 2.0–3.3-pJ/Conversion and >30 dB SNDR at Nyquist in 14-nm CMOS FinFET-Reference-Cited by-同舟云学术

A 24–72-GS/s 8-b Time-Interleaved SAR ADC With 2.0–3.3-pJ/Conversion and >30 dB SNDR at Nyquist in 14-nm CMOS FinFET

Published:2018-12 Issue:12 Volume:53 Page:3508-3516
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Kull Lukas^ORCID,Luu Danny^ORCID,Menolfi Christian,Brandli Matthias,Francese Pier Andrea,Morf Thomas^ORCID,Kossel Marcel,Cevrero Alessandro,Ozkaya Ilter^ORCID,Toifl Thomas^ORCID

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/8580626/08436447.pdf?arnumber=8436447

Cited by 51 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A novel FVF-based GHz-range biquad in a 28 nm CMOS FD-SOI technology;AEU - International Journal of Electronics and Communications;2024-10

2. The role of analog signal processing in upcoming telecommunication systems: Concept, challenges, and outlook;Signal Processing;2024-07

3. A 30.5-to-31 GHz Sampling PLL With Double-Edge Sampling PD and Implict Common-Mode VCO Scoring 39.69-fs RMS Jitter and -253.6-dB FoM in a 0.047mm² Area;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

4. A 16 GS/s Voltage-to-Time Conversion Sampler with 35.9 dB SNDR in 22 nm CMOS FDSOI;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

5. Design of 224Gb/s DSP-Based Transceiver in CMOS Technology: Signal Integrity, Architecture, Circuits, and Packaging;2024 IEEE Custom Integrated Circuits Conference (CICC);2024-04-21