A 0.32–128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm-Reference-Cited by-同舟云学术

A 0.32–128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm

Published:2020-04 Issue:4 Volume:55 Page:920-932
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Zimmer Brian^ORCID,Venkatesan Rangharajan,Shao Yakun Sophia,Clemons Jason,Fojtik Matthew,Jiang Nan,Keller Ben,Klinefelter Alicia,Pinckney Nathaniel^ORCID,Raina Priyanka,Tell Stephen G.^ORCID,Zhang Yanqing,Dally William J.,Emer Joel S.^ORCID,Gray C. Thomas^ORCID,Keckler Stephen W.,Khailany Brucek

Funder

U.S. Government through the DARPA CRAFT Program

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/9048008/08959403.pdf?arnumber=8959403

Cited by 70 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. FPIA: Communication-Aware Multi-Chiplet Integration With Field-Programmable Interconnect Fabric on Reusable Silicon Interposer;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-09

2. Review of chiplet-based design: system architecture and interconnection;Science China Information Sciences;2024-07-19

3. BlitzCoin: Fully Decentralized Hardware Power Management for Accelerator-Rich SoCs;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29

4. Bioinspired sensing-memory-computing integrated vision systems: biomimetic mechanisms, design principles, and applications;Science China Information Sciences;2024-04-23

5. Dataflow-Aware PIM-Enabled Manycore Architecture for Deep Learning Workloads;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25